Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application. The following listing provides the amended claims with deleted material crossed out and new material underlined to show the changes made.

Listing of Claims:

1. (Currently Amended) An integrated-circuit ("IC") layout comprising:

a) a plurality of interconnect lines; and

b) a first set of Steiner points that are in the shape of a non-quadrilateral polygon, wherein at least two interconnect lines intersect at each Steiner point, wherein the Steiner points in the first set of Steiner points are not vias.

2. (Original) The IC layout of claim 1, wherein the polygon is an octagon.

3. (Original) The IC layout of claim 2, wherein the octagon has eight equal sides.

4. (Original) The IC layout of claim 2 further comprising a second set of Steiner points that have a diamond shape.

5. (Original) The IC layout of claim 4 further comprising a third set of Steiner points that have a rectangular shape.

6. (Original) The IC layout of claim 1, wherein the polygon is a hexagon.

7. (Original) The IC layout of claim 6, wherein the hexagon has six equal sides.

8. (Original) The IC layout of claim 1 further comprising:

a) a set of nets with routable elements;

b) a first set of interconnect lines for connecting the routable elements of the nets, wherein the interconnect lines have ends that are partial non-quadrilateral polygons.

PAGE 3/6 * RCVD AT 8/27/2004 5:55:32 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/2 * DNIS:8729306 * CSID:Stattler Johansen _ * DURATION (mm-ss):02-30

9. (Original) The IC layout of claim 8, wherein the interconnect-line ends are half non-quadrilateral polygons.

10. (Original) The IC layout of claim 9, wherein the interconnect-line ends are half octagons and the Steiner points are octagons.

11. (Previously Presented) The IC layout of claim 9, wherein the interconnect-line ends are half hexagons and the Steiner points are hexagons.

12. (Previously Presented) An integrated-circuit ("IC") layout comprising:

a) a plurality of interconnect lines; and

b) a first set of Steiner points, wherein each Steiner point in the first set has a circular shape, wherein at least two interconnect lines intersect at each Steiner point.

13. (Original) The IC layout of claim 12 further comprising a second set of Steiner points, wherein each Steiner point in the second set has a non-circular shape.

14. (Original) The IC layout of claim 12 further comprising:

a) a set of nets with routable elements;

b) a first set of interconnect lines for connecting the routable elements of the nets, wherein the interconnect lines have ends that are partially circular.

15. (Original) The IC layout of claim 14, wherein the interconnect-line ends are semi-circular.

16. (Currently Amended) An integrated-circuit ("IC") layout comprising:

a) a plurality of interconnect lines, wherein the interconnect-lines have ends that are partial non-quadrilateral polygons; and

PAGE 4/6 * RCVD AT 8/27/2004 5:55:32 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/2 * DNIS:8729306 * CSID:Stattler Johansen _* DURATION (mm-ss):02-30

b) a plurality of Steiner points that are in the shape of a non-quadrilateral polygon, wherein at least two interconnect lines intersect at each Steiner point, wherein each of a plurality of Steiner points are not vias.

17. (Previously Presented) The IC layout of claim 16, wherein the interconnect-lines ends are half non-quadrilateral polygons.

18. (Previously Presented) The IC layout of claim 17, wherein the interconnect-line ends are half octagons and the Steiner points are octagons.

19. (Previously Presented) The IC layout of claim 17, wherein the interconnect-line ends are half hexagons and the Steiner points are hexagons.

PAGE 5/6 * RCVD AT 8/27/2004 5:55:32 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/2 * DNIS:8729306 * CSID:Stattler Johansen _* DURATION (mm-ss):02-30